

IN THE CLAIMS

This listing of the claim will replace all prior versions and listings of claim in the present application.

Listing of Claims

1. (currently amended) A communication apparatus for interconnecting plural kinds of communication networks including an asynchronous transfer mode (ATM) network to transfer information,, said communication apparatus comprising:

plural kinds of first interfaces for converting plural kinds of control signals or communication signals having different signal formats from plural kinds of communication networks, except the ATM network, to ATM cells;

a second interface for receiving an ATM cell to which a control signal or a communication signal is inserted from the ATM network;

an ATM switch having a plurality of input ports and a plurality of output ports for outputting an ATM cell received by any one of the input ports from the first and second interfaces to any one of the plurality of output ports based on header information of the ATM cell;

plural kinds of signal processors, connected to the ATM switch, for converting a signal output from the first and second interfaces to a signal format or protocol used by each of the plural kinds of communication networks; and

a control part for receiving the ATM cell, which is output from one of the plural kinds of signal processors and to which a control signal is inserted through the ATM switch, and performing a necessary processing among plural kinds of processingprocessings to output the ATM cell to the ATM switch.

wherein each of the first and second interfaces rewrites a destination of the received signal so that the received signal is transmitted to one of the plural kinds of signal processors based on the kind of received signal.

Claim 2 (canceled).

3. (currently amended) A communication apparatus according to claim 1, wherein said control ~~processor-port~~ includes plural kinds of processors for executing different processing, and a second ATM switch connected to one of said plural kinds of processors for transferring inter-processor information to ~~another one the other of~~ said plural kinds of processor-processors as a destination based on header information of an ATM cell,

wherein said one of said plural kinds of processor-processors outputs an ATM cell having a header destined to said another one of said plural kinds of the other processor-processors performing necessary control to the second ATM switch, and said second ATM switch transmits the ATM cell to ~~the other processors~~ said another one of said plural kinds of processors as a destination.

4. (previously presented) A communication apparatus according to claim 1, wherein each of said signal processors forms an ATM cell having a header destined to any one of the control part, the first interfaces and the second interface, and outputs the ATM cell.

5. (previously presented) A communication apparatus switching system according to claim 1, wherein each of said signal processors relays an IP packet converted into an ATM cell among the plural kinds of communication networks.

6. (previously presented) A communication apparatus switching system according to claim 1, wherein each of said signal processors converts the ATM cell based on a signal received through a common line, and then outputs the cell to one of the communication networks.

Claim 7 (canceled).

8. (previously presented) A communication apparatus switching system according to claim 1, wherein each said first and second interfaces converts control signal received from one of the communication networks into an ATM cell having a header destined to any one of the signal processors for performing signal processing, and outputs the ATM cell to the ATM switch.

Claims 9-17 (canceled).